Cascaded H-bridge multilevel inverters (CHB-MLI) are employed in a variety of medium/high power applications. These inverters are known to inject unwanted harmonics into the grid, which negatively affects the grid and connected loads. CHB-MLI topology can reduce many of these harmonics by producing multiple output voltage levels and improves the fundamental component using a suitable modulation technique. However, the CHB-MLI topology configuration requires multiple isolated input sources which must be balanced either with the modulation technique or with an additional method. This paper analyzes multi-carrier pulse width modulation (MC-PWM) techniques for CHB-MLIs. In this study, two basic configurations of CHB-MLI symmetrical and asymmetrical are reviewed, followed by their mathematical analysis. Also, this paper analyses multi-carrier based sinusoidal pulse width modulation (MC-SPWM) and multi-carrier based third-harmonic injected pulse width modulation (MC-THIPWM) techniques with phase-shifted (PS) and level-shifted (LS) carrier arrangements for the CHB-MLI. Moreover, a simulation study has been conducted using MATLAB Simulink to analyze the performance of MC-PWM techniques for the symmetrical and asymmetrical type CHB-MLIs. The 7-level and 9-level CHB-MLIs were evaluated for the stated MC-PWM techniques in terms of harmonics and fundamental components. In addition, discharging current of all input sources was checked to verify the ability of all MC-PWM techniques to balance all input sources.

1. M. H. Sree Reddy, N. Susheela, P. Malathy, “Sinusoidal tracking method for cascaded multilevel inverter fed induction motor drive,” 2021 Emerging Trends in Industry 4.0 (ETI 4.0), pp. 1–8, 2021, doi:10.1109/ETI4.051663.2021.9619306.
2. M. Q. Kasim, R. F. Hassan, “Reduced computational burden model predictive current control of asymmetric stacked multi-level inverter based STATCOM,” 2021 IEEE International Conference on Automatic Control & Intelligent Systems (I2CACIS), pp. 374–379, 2021, doi:10.1109/I2CACIS52118.2021.9495881.
3. E. Hallaji, H. M. Kojabadi, “Novel switched-capacitor-based multilevel inverter topology for renewable energy,” 2021 12th Power Electronics, Drive Systems, and Technologies Conference (PEDSTC), pp. 1–5, 2021, doi:10.1109/PEDSTC52094.2021.9405828.
4. A. H. Hassanabad, D. Nazeipur, “Design and Simulation of a Control System for Investors in Wind Turbines,” vol. 6, no. 3, pp. 6, 2021.
5. L. Mathe et al., “Battery pack state of charge balancing algorithm for cascaded H-Bridge multilevel converters,” 2016 IEEE 16th International Conference on Environment and Electrical Engineering (EEEIC), pp. 1–6, 2016, doi:10.1109/EEEIC.2016.7555737.
6. A. Mittal, K. Janardhan, A. Ojha, “Multilevel inverter-based grid connected solar photovoltaic system with power flow control,” 2021 International Conference on Sustainable Energy and Future Electric Transportation (SEFET), pp. 1–6, 2021, doi:10.1109/SeFet48154.2021.9375753.
7. H. Vahedi, A. Dehghanzadeh, K. Al-Haddad, “Static VAr compensator using packed U-cell based multilevel converter,” 2018 IEEE 12th International Conference on Compatibility, Power Electronics and Power Engineering (CPE-POWERENG 2018), pp. 1–5, 2018, doi:10.1109/CPE.2018.8372576.
8. Z. Bayat et al., “Provide a new basic unit for cascaded multilevel inverter by reducing the maximum blocking voltage and switches,” 2019 27th Iranian Conference on Electrical Engineering (ICEE), pp. 576–581, 2019, doi:10.1109/IranianCEE.2019.8786387.
9. X. Yuan, “Ultimate generalized multilevel converter topology,” IEEE Transactions on Power Electronics, vol. 36, no. 8, pp. 8634–8639, 2021, doi:10.1109/TPEL.2021.3056646.
10. M. J. Uddin, Md. S. Islam, “Implementation of cascaded multilevel inverter with reduced number of components,” 2021 2nd International Conference on Robotics, Electrical and Signal Processing Techniques (ICREST), pp. 669–672, 2021, doi:10.1109/ICREST51555.2021.9331128.
11. Z. E. Abdulhamed, A. H. Esuri, N. A. Abodhir, “New topology of asymmetrical nine-level cascaded hybrid bridge multilevel inverter,” 2021 IEEE 1st International Maghreb Meeting of the Conference on Sciences and Techniques of Automatic Control and Computer Engineering MI-STA, pp. 430–434, 2021, doi:10.1109/MI-STA52233.2021.9464511.
12. W. Wan et al., “DC component self-balancing analysis of neutral-point in neutral-point-clamped three-level converters,” 2020 IEEE 9th International Power Electronics and Motion Control Conference (IPEMC2020-ECCE Asia), pp. 1752–1757, 2020, doi:10.1109/IPEMC-ECCEAsia48364.2020.9367804.
13. N. K. Muthukuri, R. Tagore Yadlapalli, “Comparison of carrier based PWM technique for active neutral point clamping multilevel inverter,” 2020 4th International Conference on Intelligent Computing and Control Systems (ICICCS), pp. 1288–1292, 2020, doi:10.1109/ICICCS48265.2020.9121130.
14. X. Jiang, M. L. Doumbia, “Comparative study of grid-connected multilevel inverters for high power phtovoltaic systems,” 2019 IEEE 7th International Conference on Smart Energy Grid Engineering (SEGE), pp. 184–190, 2019, doi:10.1109/SEGE.2019.8859784.
15. A. Anthon et al., “Comparative evaluation of the loss and thermal performance of advanced three-level inverter topologies,” IEEE Transactions on Industry Applications, vol. 53, no. 2, pp. 1381–1389, 2017, doi:10.1109/TIA.2016.2639462.
16.  F. M. Shahir, E. Babaei, “16-level basic topology for cascaded multilevel inverters with reduced number of components,” IECON 2016 – 42nd Annual Conference of the IEEE Industrial Electronics Society, pp. 3105–3110, 2016, doi:10.1109/IECON.2016.7794068.
17. A. S. Mohamad, N. Mariun, “Simulation of a 41-level inverter built by cascading two symmetric cascaded multilevel inverters,” 2016 7th IEEE Control and System Graduate Research Colloquium (ICSGRC), pp. 12–16, 2016, doi:10.1109/ICSGRC.2016.7813293.
18. B. Rajesh, Manjesh, “Comparison of harmonics and THD suppression with three and 5 level multilevel inverter-cascaded H-bridge,” 2016 International Conference on Circuit, Power and Computing Technologies (ICCPCT), pp. 1–6, 2016, doi:10.1109/ICCPCT.2016.7530116.
19. E. Babaei et al., “A new basic unit for symmetric and asymmetric cascaded multilevel inverter with reduced number of components,” IECON 2016 – 42nd Annual Conference of the IEEE Industrial Electronics Society, pp. 3147–3152, 2016, doi:10.1109/IECON.2016.7793089.
20. L. Nanda, C. Jena, S. Samal, “Symmetrical and asymmetrical conventional cascaded multilevel inverter with SPWM technique,” 2021 International Conference on Intelligent Technologies (CONIT), pp. 1–5, 2021, doi:10.1109/CONIT51480.2021.9498417.
21. A. Moeini, H. Iman-Eini, M. Najjar, “Non-equal DC link voltages in a cascaded H-bridge with a selective harmonic mitigation-PWM technique based on the fundamental switching frequency,” Journal of Power Electronics, vol. 17, no. 1, pp. 106–114, 2017, doi:10.6113/JPE.2017.17.1.106.
22. O. V. Nos, E. E. Abramushkina, “The control technique for cascaded H-bridge multilevel converter with faulty cells,” 19th International Conference of Young Specialists on Micro/Nanotechnologies and Electron Devices (EDM), pp. 6403–6406, 2018, doi:10.1109/EDM.2018.8435054.
23. N. Ramalingam, M. Saravanan, “Comparison of PWM control techniques for cascaded multilevel inverter,” International Review of Automatic Control (I.RE.A.CO), vol. 5, no. 6, pp. 815–828, 2012.
24. A. R. Kumar et al., “A guide to nearest level modulation and selective harmonics elimination modulation scheme for multilevel inverters,” 2019 Innovations in Power and Advanced Computing Technologies (i-PACT), pp. 1–8, 2019, doi:10.1109/i-PACT44901.2019.8960205.
25. A. Perez-Basante et al., “(2N+1) selective harmonic elimination-PWM for modular multilevel converters: A generalized formulation and a circulating current control method,” IEEE Transactions on Power Electronics, vol. 33, no. 1, pp. 802–818, 2018, doi:10.1109/TPEL.2017.2666847.
26. Y. Deng, R. G. Harley, “Space-vector versus earest-level pulse width modulation for multilevel converters,” IEEE Transactions on Power Electronics, vol. 30, no. 6, pp. 2962–2974, 2015, doi:10.1109/TPEL.2014.2331687.
27. Q. Liu et al., “A modified nearest-level modulation method for modular multilevel converter with fewer submodules,” 2017 Chinese Automation Congress (CAC), pp. 6551–6556, 2017, doi:10.1109/CAC.2017.8243957.
28. R. B. Jonnala, N. R. Eluri, S. B. Choppavarapu, “Implementation, comparison and experimental verification of nearest vector control and nearest level control techniques for 27-level asymmetrical CHB multilevel inverter,” 2016 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT), pp. 214–221, 2016, doi:10.1109/ICCICCT.2016.7987947.
29. K. J. Pratheesh, G. Jagadanand, R. Ramchand, “A generalized-switch-matrix-based space vector modulation technique using the nearest level modulation concept for neutral-point-clamped multilevel inverters,” IEEE Transactions on Industrial Electronics, vol. 65, no. 6, pp. 4542–4552, 2018, doi:10.1109/TIE.2017.2772172.
30. W. Abd Halim et al., “Selective harmonic elimination based on newton-raphson method for cascaded H-bridge multilevel inverter,” International Journal of Power Electronics and Drive Systems (IJPEDS), vol. 8, no. 3, pp. 1193, 2017, doi:10.11591/ijpeds.v8.i3.pp1193-1202.
31. Y. Sinha, A. Nampally, “Modular multilevel converter modulation using fundamental switching selective harmonic elimination method,” 2016 IEEE International Conference on Renewable Energy Research and Applications (ICRERA), pp. 736–741, 2016, doi:10.1109/ICRERA.2016.7884431.
32. M. Ye et al., “Research on current backflow of asymmetric CHB multilevel inverter,” Electronics, vol. 9, no. 2, pp. 214, 2020, doi:10.3390/electronics9020214.
33. M. Moranchel et al., “Selective harmonic elimination modulation for medium voltage modular multilevel converter,” 2016 IEEE 7th International Symposium on Power Electronics for Distributed Generation Systems (PEDG), pp. 1–6, 2016, doi:10.1109/PEDG.2016.7527035.
34.  J. Bindu et al., “Genetic algorithm based selective harmonic elimination in PWM AC-AC converter,” 2011 International Conference on Recent Advancements in Electrical, Electronics and Control Engineering, pp. 393–397, 2011, doi:10.1109/ICONRAEeCE.2011.6129809.
35. D. Ahmadi et al., “A universal selective harmonic elimination method for high-power inverters,” IEEE Transactions on Power Electronics, vol. 26, no. 10, pp. 2743–2752, 2011, doi:10.1109/TPEL.2011.2116042.
36. M. S. A. Dahidah, G. Konstantinou, V. G. Agelidis, “A review of multilevel selective harmonic elimination PWM: formulations, solving algorithms, implementation and applications,” IEEE Transactions on Power Electronics, vol. 30, no. 8, pp. 4091–4106, 2015, doi:10.1109/TPEL.2014.2355226.
37. C. Buccella et al., “A selective harmonic elimination method for five-level converters for distributed generation,” IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 5, no. 2, pp. 775–783, 2017, doi:10.1109/JESTPE.2017.2688726.
38. H. Lin et al., “A flexible and fast space vector pulse width modulation technique for multilevel converters,” 2019 22nd International Conference on Electrical Machines and Systems (ICEMS), pp. 1–4, 2019, doi:10.1109/ICEMS.2019.8921982.
39. A. Kumar, D. Chatterjee, “A survey on space vector pulse width modulation technique for a two-level inverter,” 2017 National Power Electronics Conference (NPEC), pp. 78–83, 2017, doi:10.1109/NPEC.2017.8310438.
40. M. A. Hosseinzadeh et al., “Performance evaluation of cascaded H-bridge multilevel grid-connected converter with model predictive control technique,” 2019 IEEE International Conference on Industrial Technology (ICIT), pp. 1806–1811, 2019, doi:10.1109/ICIT.2019.8755160.
41. I. Ahmed, V. B. Borghate, “Simplified space vector modulation technique for seven‐level cascaded H‐bridge inverter,” IET Power Electronics, vol. 7, no. 3, pp. 604–613, 2014, doi:10.1049/iet-pel.2013.0135.
42. J. I. Leon et al., “The essential role and the continuous evolution of modulation techniques for voltage-source inverters in the past, present, and future power electronics,” IEEE Transactions on Industrial Electronics, vol. 63, no. 5, pp. 2688–2701, 2016, doi:10.1109/TIE.2016.2519321.
43. P. Vijayarajan, A. Shunmugalatha, H. Habeebullah Sait, “Development of modified carrier based PWM scheme for single phase H-bridge inverter fed isolated wind–PV systems,” Solar Energy, vol. 126, pp. 208–219, 2016, doi:10.1016/j.solener.2015.12.026.
44. K. Yodpradit, A. Pichetjamroen, N. Tcerakawanich, “An inverse-sinusoidal PWM technique to improve thermal performance of IGBT module,” 2018 IEEE Transportation Electrification Conference and Expo, Asia-Pacific (ITEC Asia-Pacific), pp. 1–7, 2018, doi:10.1109/ITEC-AP.2018.8433304.
45. P. M. Lingom et al., “A single-carrier PWM method for multilevel converters,” 2019 IEEE 10th International Symposium on Power Electronics for Distributed Generation Systems (PEDG), pp. 122–127, 2019, doi:10.1109/PEDG.2019.8807453.
46. C. R. Balamurugan et al., “Design of new multilevel inverter topology for various unipolar inverted sine carrier PWM strategies,” i-manager’s Journal on Embedded Systems, vol. 2, no. 4, pp. 37–43, 2014, doi:10.26634/jes.2.4.2806.
47. R. Nandhakumar, S. Jeevananthan, “Inverted sine carrier pulse width modulation for fundamental fortification in DC-AC converters,” 2007 7th International Conference on Power Electronics and Drive Systems, pp. 1028–1034, 2007, doi:10.1109/PEDS.2007.4487830.
48. A. S. Rahimi A Subki et al., “Comparative study of sinusoidal PWM and third harmonic injected PWM on three phase cascaded H-bridge multilevel inverter at various amplitude modulation indices,” 2018 IEEE PES Asia-Pacific Power and Energy Engineering Conference (APPEEC), pp. 520–525, 2018, doi:10.1109/APPEEC.2018.8566478.
49. M. E. Tamasas et al., “Comparison of different third harmonic injected PWM strategies for 5-level diode clamped inverter,” 2017 IEEE Power and Energy Conference at Illinois (PECI), pp. 1–6, 2017, doi:10.1109/PECI.2017.7935718.
50. T. M. Blooming, D. J. Carnovale, “Application of IEEE STD 519-1992 Harmonic Limits,” Conference Record of 2006 Annual Pulp and Paper Industry Technical Conference, pp. 1–9, 2006, doi:10.1109/PAPCON.2006.1673767.
51. “IEEE Recommended practice and requirements for harmonic control in electric power systems.” IEEE.
52. A. Aktaibi, M. A. Rahman, A. Razali, “A critical review of modulation techniques,” 19th Annual Newfoundland Electrical and Computer Eng. Conference (NECEC 2010), 2010.
53. A. Dekka et al., “Evolution of topologies, modeling, control schemes, and applications of modular multilevel converters,” IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 5, no. 4, pp. 1631–1656, 2017, doi:10.1109/JESTPE.2017.2742938.
54. Y. Li, Y. Wang, B. Q. Li, “Generalized theory of phase-shifted carrier PWM for cascaded H-bridge converters and modular multilevel converters,” IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 4, no. 2, pp. 589–605, 2016, doi:10.1109/JESTPE.2015.2476699.
55. F. Patkar et al., “Performance comparison of symmetrical and asymmetrical six-phase open-end winding drives with carrier-based PWM,” 2017 6th International Conference on Electrical Engineering and Informatics (ICEEI), pp. 1–6, 2017, doi:10.1109/ICEEI.2017.8312446.
56. M. Meraj et al., “Novel level shifted PWM technique for unequal and equal power sharing in quasi z-source cascaded multilevel inverter for PV systems,” IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 9, no. 1, pp. 937–948, 2021, doi:10.1109/JESTPE.2019.2952206.
57. K. Thakre, K. B. Mohanty, “Performance improvement of multilevel inverter through trapezoidal triangular carrier based PWM,” 2015 International Conference on Energy, Power and Environment: Towards Sustainable Growth (ICEPE), pp. 1–6, 2015, doi:10.1109/EPETSG.2015.7510170.
58. J. Patel, V. K. Sood, “Analysis of symmetric and asymmetric CHB-MLI using MC based SPWM and THI-PWM,” 2020 IEEE Electric Power and Energy Conference (EPEC), pp. 1–7, 2020, doi:10.1109/EPEC48502.2020.9320041.

Citations by Dimensions

Citations by PlumX

Crossref Citations

This paper is currently not cited.

No. of Downloads per Month

No. of Downloads per Country